Call for Paper

CAE solicits original research papers for the July 2021 Edition. Last date of manuscript submission is June 30, 2021.

Read More

Analysis of Array Multiplier and Vedic Multiplier using Xilinx

Kaustubh Manikrao Gaikwad, Mahesh Shrikant Chavan. Published in Circuits and Systems.

Communications on Applied Electronics
Year of Publication: 2016
Publisher: Foundation of Computer Science (FCS), NY, USA
Authors: Kaustubh Manikrao Gaikwad, Mahesh Shrikant Chavan
10.5120/cae2016652140

Kaustubh Manikrao Gaikwad and Mahesh Shrikant Chavan. Analysis of Array Multiplier and Vedic Multiplier using Xilinx. Communications on Applied Electronics 5(1):13-16, May 2016. BibTeX

@article{10.5120/cae2016652140,
	author = {Kaustubh Manikrao Gaikwad and Mahesh Shrikant Chavan},
	title = {Analysis of Array Multiplier and Vedic Multiplier using Xilinx},
	journal = {Communications on Applied Electronics},
	issue_date = {May 2016},
	volume = {5},
	number = {1},
	month = {May},
	year = {2016},
	issn = {2394-4714},
	pages = {13-16},
	numpages = {4},
	url = {http://www.caeaccess.org/archives/volume5/number1/586-2016652140},
	doi = {10.5120/cae2016652140},
	publisher = {Foundation of Computer Science (FCS), NY, USA},
	address = {New York, USA}
}

Abstract

Many important signal processing systems are designed on VLSI platform as the integration growing rapidly. The signal processing systems and applications requires large computation capacity and hence takes considerable amount of energy. In the VLSI system design performance and area are the two very important parameters. Generally performance of any system is determined by the performance of the element that is multiplier. Multiplier is the slow element in the system. The two terms the area and speed are the main hurdles before the researcher because to improve the speed results in large area. As a result, while designing of multiplier with optimised speed and area is the major challenge. Therefore design of low-power multiplier has been an important area in VLSI system design research. Many researchers have been worked at circuit and logic, technology, physical level on designing low power, low area multipliers. The present paper deals with design and implementation of efficient high speed 16x16 multiplier using various algorithms like array & booth, and using Vedic operators. Multipliers are compared on the basis of optimized area, speed and memory required.

References

  1. Jeganathan Sriskandarajah, “Secrets of Ancient Maths: Vedic Mathematics,” Journal of Indic Studies Foundation, California, pages 15 -16.
  2. G.Ganesh Kumar, V.Charishma, “Design of high speed Vedic Multiplier using Vedic Mathematics techniques,” International Journal of Scientific and Research Publications, Volume 2, Issue 3, March 2012.
  3. Vaijyanath Kunchigi, Linganagouda Kulkarni, Subhash Kulkarni, “High Speed and Area Efficient Vedic Multiplier,” IEEE Devices, Circuits and Systems (ICDCS), 2012 International Conference,15-16 March 2012.
  4. Wallace, C.S., “A suggestion for a fast multiplier,” IEEE Trans. Elec. Comput., vol. EC-13, no. 1, pp. 14–17, Feb. 1964.
  5. H ThapJiyal, M B Srinivas, and H R Arabnia, “Design and Analysis of a VLSI Based High Performance Low Power Parallel Square Architecture,” in Proc. Int. Con! Algo. Math. Compo Sc., Las Vegas, pp. 72-6, Jun. 2005.
  6. A.P. Nicholas, K.R Williams, J. Pickles, “Application of Urdhava Sutra,” Spiritual Study Group, Roorkee (India),1984.
  7. Booth, A.D., “A signed binary multiplication technique,” Quarterly Journal of Mechanics and Applied Mathematics, vol. 4, pt. 2, pp. 236– 240, 1951.
  8. Jagadguru Swami Sri Bharath, Krsna Tirathji, “Vedic Mathematics or Sixteen Simple Sutras From The Vedas,” Motilal Banarsidas, Varanasi(India),1986.
  9. Harpreet Singh Dhillon Abhijit Mitra, “A Digital Multiplier Architecture using Urdhava Tiryabhyam Sutra of Vedic Mathematics,” Indian Institue of Technology, Guwahati.
  10. Purushottam D. Chidgupkar and Mangesh T. Karad, “The Implementation of Vedic Algorithms in Digital Signal Processing on 8085/8086,” Global J. of Engng. Educ., Vol.8 No.2 © 2004 UICEE Published in Australia.
  11. Madhura Tilak, “An Area Efficient, High Speed Novel VHDL Implementation of Linear Convolution of Two Finite Length Sequences Using Vedic Mathematics,” International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-2, Issue-1, December 2012.
  12. Moses, S.L.G., Thilagar, M., “VHDL implementation of high performance RC6 algorithm using ancient Indian vedic mathematics,” Electronics Computer Technology (ICECT), 3rd International Conference on (Volume:4 ), 8-10 April 2011.
  13. Kanhe, A. Das, S.K., Singh, A.K. “Design and implementation of floating point multiplier based on Vedic Multiplication Technique,” Communication, Information & Computing Technology (ICCICT), International Conference on 19-20 Oct. 2012.
  14. Ravindra P Rajput, M. N Shanmukha Swamy, ''High Seed Modified Booth Encoder multiplier for signed and unsigned numbers'', 14th Internaitonal Conference on Modeling and simulation, 2012 IEEE, pp. 649- 654.
  15. Rashmi K. Lamte and Prof. Bhasker, "Speedy Convolution using Vedic Mathematics", International Journal of Recent Trends in Engineering and Technology, Vol-05, No-01, March 2011.
  16. Pushpalata Verma, K.K. Mehta, ''Implementation of an efficient multiplier based on Vedic Mathematics using EDA Tool'', International Journal of Engineering and Advance Technology (IJEAT) ISSN : 2249-8958, volume-1, Issue -5, June 2012
  17. B.Ratna Raju, D.V.Satish, “A High Speed 16*16 Multiplier Based On Urdhva Tiryakbhyam Sutra”, International Journal of Science Engineering and Advance Technology, IJSEAT, Vol 1, Issue 5, October – 2013 pp 126-132.
  18. Bhavesh Sharma, Amit Bakshi, “Comparison of 24X24 Bit Multipliers for Various Performance Parameters” proceedings of 1st International Conference on Advent Trends in Engineering, Science and Technology “ICATEST 2015”, 08 March 2015 pp 146-149.

Keywords

Multiplier, Area, booth, array multiplier, Vedic Multipliers