Call for Paper

CAE solicits original research papers for the April 2023 Edition. Last date of manuscript submission is March 31, 2023.

Read More

Structural Analysis of Efficient Error Control Scheme in PLC Environment

SocButtons v1.5

Zaveri Himani, Vala Brijesh Published in Information Sciences

Structural Analysis of Efficient Error Control Scheme in PLC Environment
Communications on Applied Electronics
Year of Publication: 2015
© 2014 by CAE Journal
Series Volume 1 Number 3
Authors Zaveri Himani, Vala Brijesh
10.5120/cae-1532
Download full text

Zaveri Himani and Vala Brijesh. Article: Structural Analysis of Efficient Error Control Scheme in PLC Environment. Communications on Applied Electronics 1(3):29-32, February 2015. Published by Foundation of Computer Science, New York, USA. BibTeX

@article{key:article,
	author = {Zaveri Himani and Vala Brijesh},
	title = {Article: Structural Analysis of Efficient Error Control Scheme in PLC Environment},
	journal = {Communications on Applied Electronics},
	year = {2015},
	volume = {1},
	number = {3},
	pages = {29-32},
	month = {February},
	note = {Published by Foundation of Computer Science, New York, USA}
}

Abstract

Turbo codes are attractive compared with Low Density Parity Check (LDPC) codes for Forward Error Correction (FEC) applications mainly due to their better performance, specially at low Signal-to-Noise Ratio (SNR) as are common in Powerline channels. Turbo Code is patented hence it is costlier for HomePlug device so it cannot be used. For small block length other code like LDPC which gives better performance as Turbo Code but at low SNR. Complexity of LDPC is increased when block length increase and it works well with low code rate. Complexity of Polar code is not increase even though its block length increases. The objective of this paper is to implement Polar code on PLC Channel to reduce the complexity and improve BER using specific Block Length.

Reference

  1. "Power line communications: state of the art and future trends," N. Pavlidou, A. J. Han Vinck, J. Yazdani, and B. Honary IEEE Communications Magazine, pp. 34–40, April 2003
  2. "Physical and regulatory constraints for communication over the power supply grid," M. Gebhardt, F. Weinmann, and K. Dostert IEEE Communications Magazine, vol. 41, no. 5, pp. 84–90, May 2003.
  3. H. Hrasnica, A. Haidine, R. Lehnert, Broadband Powerline Communications: Network Design, John Wiley & Sons, 2005.
  4. Powerline Communications Network Technology eLibrary [Online]. Available: http://plugtek. com/, accessed Mar. 2012.
  5. "Low density parity check codes," R. G. Gallager, IRE Transactions on Information Theory, vol. IT-8, pp. 21–28, Jan. 1962.
  6. "A recursive approach to low complexity codes," M. Tanner, IRE Transactions on Information Theory Theory, vol. IT-27, 1981.
  7. "Good error-correcting codes based on very sparse matrices" D. J. C. MacKay, IRE Transactions on Information Theory, 1999.
  8. "Performance Evaluation of LDPC Codes on PLC Channel Compared to Other Coding Schemes" N. Andreadou, C. Assimakopoulos, F. N. Pavlidou, IEEE International Symposium on Power Line Communications (ISPLC), pp. 296–301, 26–28 March 2007.
  9. "Near Shannon limit error-correcting coding and decoding: Turbo codes" C. Berrou, A. Glavieux, and P. Thitimajshima, Proceedings of the IEEE International Conference on Communications, Geneva, Switzerland, May 1993
  10. "A study on performance of LDPC codes on power line communications", T. Wada, IEEE International Conference on Communications, vol. 1, pp. 109–113, June 2004
  11. "A Comparative Performance Study of LDPC and Turbo Codes for Realistic PLC Channels" Gautham Prasad, Haniph A. Latchman, Youngjoon Lee, Weiler A. Finamore,2014 18th IEEE International Symposium on Power Line Communications and Its Applications.
  12. W. Ryan, S. Lin, Channel Codes: Classical and Modern, Cambridge University Press, 2009.
  13. "Low Density Parity Check Codes on Finite Geometries: a Rediscovery and New Results", Y. Kou, S. Lin, M. Fossorier, IEEE Trans. Inform. Theory, Vol. 47, pp. 2711-2736, 2001.
  14. R. M. Tanner, D. Sridhara, A. Sridharan, T. E. Fuja, D. J. Costello "LDPC block and convolutional codes based on circulant matrices", IEEE Trans. Inform. Theory, Vol 50, No. 12, pp. 2966-2984, 2004.
  15. M. Fossorier, "Quasi-Cyclic Low Density Parity Check Codes from Circulant Matrices, IEEE Trans. Inform. Theory, Vol. 50, pp. 1788-1794, 2004.
  16. "Conquering the Harsh PLC Channel with QC-LDPC Codes to Enable QoS Guaranteed Multimedia Home Networks", Y. Lee, A doctoral dissertation submitted to the University of Florida, 2013.
  17. "QC-LDPC codes and their performance on Powerline Communications Channel", N. Andreadou, F. Pavlidou, Proc. IEEE ISPLC, pp. 244-249, Apr 2009.
  18. "Quasi-Cyclic LDPC codes for fast encoding" S. Myung, K. Yang, J. Kim, IEEE Trans. Inform. Theory, Vol. 51, pp. 2894-2901, Aug 2005.
  19. "Efficient Design and Decoding Of Polar Codes" Peter Trifonov, Member, IEEE Transactions On Communications, Vol. 60, No. 11, November 2012.
  20. "Information Theory and Coding" By-Anoop Singh Poonia
  21. "Channel Polarization: A Method For Constructing Capacity-achieving Codes" Erdal Ar?kan ISIT 2008, Toronto, Canada, July 6 - 11, 978-1-4244-2571-6/08©2008 IEEE

Keywords

PLC, Code rate, Complexity