|Communications on Applied Electronics|
|Foundation of Computer Science (FCS), NY, USA|
|Volume 3 - Number 7|
|Year of Publication: 2015|
|Authors: Bhakti Patel, Poonam Kadam|
Bhakti Patel, Poonam Kadam . Modified PFAL Adiabatic Technique for Low Power. Communications on Applied Electronics. 3, 7 ( December 2015), 40-43. DOI=10.5120/cae2015652000
This paper presents the quasi-adiabatic Modified Positive Feedback Adiabatic Logic (MPFAL) for low power operation through energy recovery technique. The circuit of positive feedback adiabatic (PFAL) inverter has been improved here. It is a diode-free and dual rail logic offering both the true and complementary outputs. Validation is done through basic digital gate circuits. Comparison with static CMOS and PFAL circuits are made to prove the designs. In post-layout simulations, energy savings of 27% is achieved against the optimized PFAL Inverter, NAND and NOR gate circuits. The various improvement results are analyzed in LTSPICE tool.