CFP last date
01 May 2024
Call for Paper
June Edition
CAE solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 01 May 2024

Submit your paper
Know more
The week's pick
Responsive image
An Improve Shannon Fano Data Compression Algorithm using Residue Number System

T.D. Lawal L.O. Olatunbosun K.A. Gbolagade
Random Articles
Reseach Article

Performance Enhancement Technique in Multiprocessors

by Kavitha V., K.V. Ramakrishanan
journal cover thumbnail

Communications on Applied Electronics
Foundation of Computer Science (FCS), NY, USA
Volume 4 - Number 6
Year of Publication: 2016
Authors: Kavitha V., K.V. Ramakrishanan
10.5120/cae2016652118

Kavitha V., K.V. Ramakrishanan . Performance Enhancement Technique in Multiprocessors. Communications on Applied Electronics. 4, 6 ( March 2016), 23-26. DOI=10.5120/cae2016652118

@article{ 10.5120/cae2016652118,
author = { Kavitha V., K.V. Ramakrishanan },
title = { Performance Enhancement Technique in Multiprocessors },
journal = { Communications on Applied Electronics },
issue_date = { March 2016 },
volume = { 4 },
number = { 6 },
month = { March },
year = { 2016 },
issn = { 2394-4714 },
pages = { 23-26 },
numpages = {9},
url = { https://www.caeaccess.org/archives/volume4/number6/560-2016652118/ },
doi = { 10.5120/cae2016652118 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2023-09-04T19:53:42.777967+05:30
%A Kavitha V.
%A K.V. Ramakrishanan
%T Performance Enhancement Technique in Multiprocessors
%J Communications on Applied Electronics
%@ 2394-4714
%V 4
%N 6
%P 23-26
%D 2016
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Design of a programmable Multi core processor to implement compute several complex multimedia applications is presented. The Processor is expected to complete the given task with minimum latency. The hardware must adhere to minimal area and power requirements. This paper gives design details for enhancement of performance parameters of multi core processors. It is necessary to optimize the processor performance at both architectural and execution levels. At architectural level use of locally synchronous clocking mechanism will eliminate the use of global clock tree with the help of asynchronous handshake protocol. At execution level completion time is reduced by 30% with the concept of reconfigurable instruction set processor and parallelism at data, memory, instruction and task level.

References
  1. Rahim Soleymanpour, Mazandaran, Behshahr, Iran SiamakMohammadi “A Platform for Multi Reconfigurable Instruction Set Processor System on Chip (MRPSoC)” IEEE Journal, Computer Architecture and Digital Systems (CADS), 2013 17th CSI International Symposium on Digital Object Identifier: 10.1109/CADS.2013.6714244 Publication Year: 2013 , Page(s): 99 – 104.
  2. Xiaoping Huang, Xiaoya Fan, Shengbing Zhang, Liwen Shi “Investigation on Multi-Grain Parallelism in Chip Multiprocessor for Multimedia Application” proceedings of IEEE Journal,pp.1-4,2009.computer school,Northwestern Polytechnical University,China.
  3. Thomas Meincke, Ahmed Hemani, Shashi Kumar, PeeterEllervee, Johnny Oberg ,Thomas Olsson, Peter Nilsson, Dan Lindqvist, HannuTenhunen “Globally Asynchronous Locally Synchronous Architecture for Large High-Performance Asics”. Circuits and Systems, 1999.ISCAS '99. Proceedings of the 1999 IEEE International Symposium on Volume: 2 Digital Object Identifier: 10.1109/ISCAS.1999.780794 Publication Year: 1999, Page(s): 512 - 515 vol.2
  4. Ichiro Kuroda, Takao Nishitani, “Multimedia Processors”, Proceedings of the IEEE,Vol.86,No.6, June 1998.
  5. F. Barat and R.Lauwereins, “Reconfigurable Instruction Set Processors: A Survey”,Rapid system prototyping, 11th International workshop, 2000, pp.168- 173.
  6. L. Pozzi, K. Atasu, and P. Ienne, "Exact and approximate algorithms for the extension of embedded processor instruction sets," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , vol.25, no. 7,pp. 1209-1229,2006.
  7. Xiaoping huang, xiaoya Fan,Shengbing Zhang, “The integration of multimedia process unit into an embedded processor”, Proceeding of the 2007 IEEE international conference on integration technology,pp:492-495,March 2007,China.
  8. Jack L.Lo and SusanJ.Eggers; “Improving Balanced Scheduling with Compiler Optimization that Increase Instruction Level Parallelism”, Department Of Computer Science and Engineering, University Of Washington, 1995.
  9. A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo, and R.Guerrieri, "A VLIW processor with reconfigurable instruction set for embedded applications," Solid-State Circuits, IEEE Journal of, vol. 38,no. 11,pp. 1876-1886,2003.
  10. Kurt Keutzer, Sharad Malik, A.Richard Newton,” From ASIC to ASIP: The next design Discontinuity”, 2002
  11. Yousef Qasim, Pradyumna Janga, Sharath kumar, Hani Alesaimi, “Application Specific Processors”, Final_ECE570_ASP_2012,Project Report.
  12. Nohl .A, Schirrmeister.F and Jaussig.D, ”Application Specific processor design: Architecture, design methods and tools”, computer_aided design(ICCAD), 2010 IEEE/ACM International conference on Nov.2010.
  13. Wayne Wolf, Ahmed Amine jerraya and Grand Martin, “Multiprocessor system on chip (MPSOC) technology”, IEEE transactions on computer aided design of integrated circuits and systems, vol.27, no.10, October 2008.
  14. A novel MRPSOC processor for dispatch time curtailment, Parvathy Asokan, final report, 2014.
  15. Grotker, Lio, Martin,”System design with system c”, Kluwer academic publications, 2002.
Index Terms

Computer Science
Information Sciences

Keywords

GALS-Globally asynchronous and locally synchronous GPP-General Purpose processors ASIP- Application Specific integrated Protocol ASIC- Application Specific integrated circuits MPSoC- Multi Processor System on chip RISP- Reduced instruction set processor MRPSoC- Multi-Reconfigurable instruction set processor system on chip RFU -Reconfigurable functional unit.

Powered by PhDFocusTM