Call for Paper

CAE solicits original research papers for the November 2021 Edition. Last date of manuscript submission is October 30, 2021.

Read More

Performance Enhancement Technique in Multiprocessors

Kavitha V., K.V. Ramakrishanan. Published in Circuits and Systems.

Communications on Applied Electronics
Year of Publication: 2016
Publisher: Foundation of Computer Science (FCS), NY, USA
Authors: Kavitha V., K.V. Ramakrishanan
10.5120/cae2016652118

Kavitha V. and K V Ramakrishanan. Article: Performance Enhancement Technique in Multiprocessors. Communications on Applied Electronics 4(6):23-26, March 2016. Published by Foundation of Computer Science (FCS), NY, USA. BibTeX

@article{key:article,
	author = {Kavitha V. and K.V. Ramakrishanan},
	title = {Article: Performance Enhancement Technique in Multiprocessors},
	journal = {Communications on Applied Electronics},
	year = {2016},
	volume = {4},
	number = {6},
	pages = {23-26},
	month = {March},
	note = {Published by Foundation of Computer Science (FCS), NY, USA}
}

Abstract

Design of a programmable Multi core processor to implement compute several complex multimedia applications is presented. The Processor is expected to complete the given task with minimum latency. The hardware must adhere to minimal area and power requirements. This paper gives design details for enhancement of performance parameters of multi core processors. It is necessary to optimize the processor performance at both architectural and execution levels. At architectural level use of locally synchronous clocking mechanism will eliminate the use of global clock tree with the help of asynchronous handshake protocol. At execution level completion time is reduced by 30% with the concept of reconfigurable instruction set processor and parallelism at data, memory, instruction and task level.

References

  1. Rahim Soleymanpour, Mazandaran, Behshahr, Iran SiamakMohammadi “A Platform for Multi Reconfigurable Instruction Set Processor System on Chip (MRPSoC)” IEEE Journal, Computer Architecture and Digital Systems (CADS), 2013 17th CSI International Symposium on Digital Object Identifier: 10.1109/CADS.2013.6714244 Publication Year: 2013 , Page(s): 99 – 104.
  2. Xiaoping Huang, Xiaoya Fan, Shengbing Zhang, Liwen Shi “Investigation on Multi-Grain Parallelism in Chip Multiprocessor for Multimedia Application” proceedings of IEEE Journal,pp.1-4,2009.computer school,Northwestern Polytechnical University,China.
  3. Thomas Meincke, Ahmed Hemani, Shashi Kumar, PeeterEllervee, Johnny Oberg ,Thomas Olsson, Peter Nilsson, Dan Lindqvist, HannuTenhunen “Globally Asynchronous Locally Synchronous Architecture for Large High-Performance Asics”. Circuits and Systems, 1999.ISCAS '99. Proceedings of the 1999 IEEE International Symposium on Volume: 2 Digital Object Identifier: 10.1109/ISCAS.1999.780794 Publication Year: 1999, Page(s): 512 - 515 vol.2
  4. Ichiro Kuroda, Takao Nishitani, “Multimedia Processors”, Proceedings of the IEEE,Vol.86,No.6, June 1998.
  5. F. Barat and R.Lauwereins, “Reconfigurable Instruction Set Processors: A Survey”,Rapid system prototyping, 11th International workshop, 2000, pp.168- 173.
  6. L. Pozzi, K. Atasu, and P. Ienne, "Exact and approximate algorithms for the extension of embedded processor instruction sets," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , vol.25, no. 7,pp. 1209-1229,2006.
  7. Xiaoping huang, xiaoya Fan,Shengbing Zhang, “The integration of multimedia process unit into an embedded processor”, Proceeding of the 2007 IEEE international conference on integration technology,pp:492-495,March 2007,China.
  8. Jack L.Lo and SusanJ.Eggers; “Improving Balanced Scheduling with Compiler Optimization that Increase Instruction Level Parallelism”, Department Of Computer Science and Engineering, University Of Washington, 1995.
  9. A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo, and R.Guerrieri, "A VLIW processor with reconfigurable instruction set for embedded applications," Solid-State Circuits, IEEE Journal of, vol. 38,no. 11,pp. 1876-1886,2003.
  10. Kurt Keutzer, Sharad Malik, A.Richard Newton,” From ASIC to ASIP: The next design Discontinuity”, 2002
  11. Yousef Qasim, Pradyumna Janga, Sharath kumar, Hani Alesaimi, “Application Specific Processors”, Final_ECE570_ASP_2012,Project Report.
  12. Nohl .A, Schirrmeister.F and Jaussig.D, ”Application Specific processor design: Architecture, design methods and tools”, computer_aided design(ICCAD), 2010 IEEE/ACM International conference on Nov.2010.
  13. Wayne Wolf, Ahmed Amine jerraya and Grand Martin, “Multiprocessor system on chip (MPSOC) technology”, IEEE transactions on computer aided design of integrated circuits and systems, vol.27, no.10, October 2008.
  14. A novel MRPSOC processor for dispatch time curtailment, Parvathy Asokan, final report, 2014.
  15. Grotker, Lio, Martin,”System design with system c”, Kluwer academic publications, 2002.

Keywords

GALS-Globally asynchronous and locally synchronous, GPP-General Purpose processors, ASIP- Application Specific integrated Protocol, ASIC- Application Specific integrated circuits, MPSoC- Multi Processor System on chip, RISP- Reduced instruction set processor, MRPSoC- Multi-Reconfigurable instruction set processor system on chip, RFU -Reconfigurable functional unit.