Call for Paper

CAE solicits original research papers for the July 2021 Edition. Last date of manuscript submission is June 30, 2021.

Read More

Design of Reversible Logic based Basic Combinational Circuits

Rohini H., Rajashekar S.. Published in Circuits and Systems.

Communications on Applied Electronics
Year of Publication: 2016
Publisher: Foundation of Computer Science (FCS), NY, USA
Authors: Rohini H., Rajashekar S.

Rohini H. and Rajashekar S.. Design of Reversible Logic based Basic Combinational Circuits. Communications on Applied Electronics 5(9):38-43, September 2016. BibTeX

	author = {Rohini H. and Rajashekar S.},
	title = {Design of Reversible Logic based Basic Combinational Circuits},
	journal = {Communications on Applied Electronics},
	issue_date = {September 2016},
	volume = {5},
	number = {9},
	month = {Sep},
	year = {2016},
	issn = {2394-4714},
	pages = {38-43},
	numpages = {6},
	url = {},
	doi = {10.5120/cae2016652372},
	publisher = {Foundation of Computer Science (FCS), NY, USA},
	address = {New York, USA}


With advances in VLSI technology, we are able to integrate more and more devices on single unit area to build more and more low power portable applications. As device size decreasing power dissipation becoming major concern for the design. In order to build low power systems there is a need for new technology which adapts logic which conserves energy and dissipates no power. Such upcoming technologies are quantum computing, quantum cellular automata, DNA computing, Optical computing and nano technologies. we have reversible circuits which dissipates no power or with zero internal power dissipation.. So there is a need for building combinational and sequential reversible circuits so that future computer can be replaced.. Attempt is made in this paper to build basic combinational logic circuits using reversible gates to minimize quantum cost, garbage outputs, ancilla inputs and gates. Results are verified using Xilinx14.2 tool with Spartan3 FPGA kit.


  1. R. Landauer, “Irreversibility and Heat Generation in the Computational Process,” IBM Journal of Research and Development, 5, pp. 183-191, 1961.
  2. C.H. Bennett, “Logical Reversibility of Computation,IBM J.Research and Development,” pp. 525-532, November 1973.
  3. Vlatko Vedral, Adriano Bareno and Artur Ekert, “QUANTUM Networks for Elementary Arithmetic Operations,” arXiv:quantph/ 9511018 v1, Nov 1995.
  4. A. Mishchenko, M. Azad Khan, A. Coppola, S.Yanushkevich, “A general decomposition for reversible logic,” IEEE transactions Proc. RM2001, Starkville, pp: 119-138, 2001.
  5. Haz Md. Hasan and A.R. Chowdhury, “Design of Reversible Binary Coded decimal Adder by using Reversible 4 bit Parallel Adder,” IEEE Trans. Very Large Scale Integr. (VLSI) Jan. 2005. B.Raghu kanth, B.Murali Krishna, M. Sridhar, “A DISTINGUISH BE-TWEEN REVERSIBLE AND CONVENTIONAL LOGIC GATES,” International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 Vol. 2, Issue 2,Mar-Apr 2012, pp.148-151
  6. Abu Sadat Md. Sayem, Masashi Ueda, “Optimization of reversible sequential circuits Journal of Computing,” Volume 2, Issue 6, June 2010, ISSN 2151-9617.
  7. H.Thapliyal and N. Ranganathan, “Design of reversible sequentialcir-cuits optimizing quantum cost, delay and garbage outputs,” ACM Journal of Emerging Technologies in Computing Systems, vol. 6, no.4, Article 14, pp. 14:114:35, Dec. 2010.
  8. J.Smoline and David P.DiVincenzo, “Five two-qubit gates are su cient to implement the quantum fredkin gate Physics Review A,” vol. 53, no.4, pp. 2855-2856,1996.
  9. Yang G., Song X, Hung WNN, and Marek Perkowski, “Bi-direction Synthesis for Reversible circuits,” IEEE Computer Society Annual Symposium on VLSI New Frontiers in VLSI Design, 2007.
  10. D. Maslov and G.W. Dueck, “Reversible cascades with Minimal Garbage,” IEEE Transactions on CAD, vol. 23(11), pp. 1497-1509, November 2004.
  11. Richard P.Feynman, “Quantum mechanical computers Foundations of Physics,” vol.16, no. 6, pp.507-531,1986.
  12. H. Thapliyal and M. B. Srinivas, “A Beginning in the Reversible Logic Synthesis of Sequential Circuits,” Proceedings of Military and Aerospace Programmable Logic Devices International Conference, 2005.
  13. S.K.Sastry, H.S.Shroff, S. N. Mahammad, and V. Kamakoti, “Efficient building Blocks for Reversible Sequential Circuit Design,” In Proc. the 49th IEEE Intl. l Midwest Symp.on Cir.and Sys., pages 437–441, Puerto Rico, Aug. 2006.
  14. J.E. Rice , “A New Look at Reversible Memory Elements,” Proceedings of IEEE International Symposium on Circuits and Systems, 2006.
  15. V. Rajmohan , “Design of Counters Using Reversible Logic,” Member IACSIT978-1-4244-8679 2011 IEEE
  16. H. Thapliyal and A. P. Vinod , “Design of reversible sequential elements with feasibility of transistor implementation,” In Proc. the 2007 IEEE Intl. Symp. On Cir.and Sys., pages 625628, New Orleans, USA, May 2007.
  17. Ashis Kumer Biswas, La fa Jamal, M. A. Mottalib1, Ha z Md. Hasan Babu , “Design of a Reversible Parallel Loading Shift Register,” Dhaka Univ. J.Eng and Tech. vol 1(2) 1-5,2011.
  18. D. Krishnaveni, M. Geetha Priya , “A Novel Design of Reversible Uni-versal Shift Register with Reduced Delay and Quantum CostJournal of Computing,” Volume 4, Issue 2, February 2012, Issn 2151-9617.l
  19. Md. Selim A Mamun, Indrani Mandal, Md. Hasanuzzaman , “Design of Universal Shift Register Using Reversible Logic,” IJET Publications UK. All rights reserved September, 2012.


Reversible, Garbage output, Quantum cost, Ancilla input