Call for Paper

CAE solicits original research papers for the October 2021 Edition. Last date of manuscript submission is September 30, 2021.

Read More

Optimizing Current Characteristics of 32 nm FinFET by Controlling Fin Width

Neha Somra, Kanika Mishra, Ravinder Singh Sawhney. Published in Circuits and Systems.

Communications on Applied Electronics
Year of Publication: 2015
Publisher: Foundation of Computer Science (FCS), NY, USA
Authors: Neha Somra, Kanika Mishra, Ravinder Singh Sawhney
10.5120/cae2015651795

Neha Somra, Kanika Mishra and Ravinder Singh Sawhney. Article: Optimizing Current Characteristics of 32 nm FinFET by Controlling Fin Width. Communications on Applied Electronics 2(7):1-5, August 2015. Published by Foundation of Computer Science (FCS), NY, USA. BibTeX

@article{key:article,
	author = {Neha Somra and Kanika Mishra and Ravinder Singh Sawhney},
	title = {Article: Optimizing Current Characteristics of 32 nm FinFET by Controlling Fin Width},
	journal = {Communications on Applied Electronics},
	year = {2015},
	volume = {2},
	number = {7},
	pages = {1-5},
	month = {August},
	note = {Published by Foundation of Computer Science (FCS), NY, USA}
}

Abstract

The FinFET transistor structure assures to rejuvenate the chip industry by rescuing it from the short-channel effects that limits the device scalability endured by current planar transistor structures. In this thesis, we report the design, fabrication and physical characteristics of n-channel FinFET with physical gate length of 32nm using visual TCAD (steady state analysis). All the measurements were performed at a supply voltage of 1.5V and 5 nm oxide thickness. We report the drain saturation current is 0.0343453mA at Vg=1V and 0.0410523mA at Vg=1.5V which indicates approximately 20 percent hike in Id with increase in 0.5V gate voltage. We simulate the device for distinct fin thickness from 5 nm to 50 nm. In this thesis we report, for 32 nm gate length FinFET having above 21.33 nm fin width would consequence in short channel effects in spite of having high drain current.

References

  1. Maryam Nezafat1, Omid Zeynali2, Daruosh Masti3 “Negative Resistance Region 10nm Gate Length on FinFET”, Journal of Modern Physics, 2014, 5, 1117-1123 Published Online July 2014 in SciRes.
  2. Xuejue Huang et al. “Sub 50-nm FinFET: PMOS”, International Electron Devices Meeting-IEDM, 1999, DOI: 10.1109/IEDM.1999.823848
  3. F. Daugea, J. Preteta,c, S. Cristoloveanua, A. Vandoorenb, L. Mathewb, J. Jomaaha, B.-Y. Nguyenb“ coupling effects and channels separation in FinFETs” aIMEP (UMR CNRS/INPG/UJF), ENSERG BP 257, 38016 Grenoble Cedex, France; bMotorola, Digital DNA Lab, 3501 Ed Bluestein Blvd, Austin, TX 78721, USA; cSTMicroelectronics, 850 rue Jean Monnet, 38926 Crolles, France.
  4. Md. Alamgir hossain “A Qualitative Approach on FinFET Devices Characteristics”, much Lower off‐state Electron Devices, vol. 41, no. 12, pp. 2357-2362, Dec. 1994.
  5. Mahender Veshala, Ramchander Jatooth, Kota Rajesh Reddy “Reduction of Short-Channel Effects in FinFET” International Journal of Engineering and Innovative Technology (IJEIT) Volume 2, Issue 9, March 2013.
  6. Bin Yu et al. “FinFET Scaling to 10nm Gate Length”, Strategic Technology, Advanced Micro Devices, Inc., Sunnyvale, CA 94088, USA Department of EECS, University of California, Berkeley, CA 94720, USA, VLSI Technology Digest of Technical Papers, IEEE, 2002, pp. 251-254.
  7. Vikram V. Iyengar, Anil Kottantharayil “Extraction of the Top and Sidewall Mobility in FinFETs and the Impact of Fin-Patterning Processes and Gate Dielectrics on Mobility IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 54, NO. 5, MAY 2007.
  8. Suman Latatripathi, Ramanuj Mishra, Sandeep Mishra, Virendra Pratap Yadav & R.A. Mishra “Performance comparison of bulk FinFET with SOI FinFET in nano-scale regime” International Journal of Electronics Signals and Systems (IJESS) ISSN: 2231- 5969, Vol-2, ISS-2,3,4, 2012.
  9. Arun V. Thathachary, L. Liu1 and S.Datta “Impact of fin width scaling on carrier transport in III-V FinFETs” Device Research Conference (DRC), 2013 71st Annual, Page(s): 17 – 18, DOI: 10.1109/DRC.2013.6633773.
  10. Brian Swahn and Soha Hassoun, “Gate Sizing: FinFETs Vs 32nm Bulk MOSFETs” Design Automation Conference, 2006 43rd ACM/IEEE, pp(s) 528 – 531, DOI:10.1109/DAC.2006.229286.
  11. Gaurav Saini, Ashwani K Rana “Physical Scaling Limits of FinFET Structure: A Simulation Study” International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.1, March 2011.

Keywords

CMOS; silicon-on-Insulator (SOI); double-gate; Fin field-effect transistor (FinFET); tues gate; Drain Induced Barrier Lowering (DIBL).