CFP last date
01 May 2024
Call for Paper
June Edition
CAE solicits high quality original research papers for the upcoming June edition of the journal. The last date of research paper submission is 01 May 2024

Submit your paper
Know more
The week's pick
Responsive image
An Improve Shannon Fano Data Compression Algorithm using Residue Number System

T.D. Lawal L.O. Olatunbosun K.A. Gbolagade
Random Articles
Reseach Article

FinFET Device Simulation and NAND Gate Implementation using DG FinFET

by Kruti B. Modha, Bhavesh H. Soni
journal cover thumbnail

Communications on Applied Electronics
Foundation of Computer Science (FCS), NY, USA
Volume 5 - Number 5
Year of Publication: 2016
Authors: Kruti B. Modha, Bhavesh H. Soni
10.5120/cae2016652304

Kruti B. Modha, Bhavesh H. Soni . FinFET Device Simulation and NAND Gate Implementation using DG FinFET. Communications on Applied Electronics. 5, 5 ( Jul 2016), 33-35. DOI=10.5120/cae2016652304

@article{ 10.5120/cae2016652304,
author = { Kruti B. Modha, Bhavesh H. Soni },
title = { FinFET Device Simulation and NAND Gate Implementation using DG FinFET },
journal = { Communications on Applied Electronics },
issue_date = { Jul 2016 },
volume = { 5 },
number = { 5 },
month = { Jul },
year = { 2016 },
issn = { 2394-4714 },
pages = { 33-35 },
numpages = {9},
url = { https://www.caeaccess.org/archives/volume5/number5/621-2016652304/ },
doi = { 10.5120/cae2016652304 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2023-09-04T19:55:32.899784+05:30
%A Kruti B. Modha
%A Bhavesh H. Soni
%T FinFET Device Simulation and NAND Gate Implementation using DG FinFET
%J Communications on Applied Electronics
%@ 2394-4714
%V 5
%N 5
%P 33-35
%D 2016
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In this paper it has been clarified that FinFET is a Fin Field effect transistor. It is promising substitute of CMOS in lower technology node. In this paper by making NAND Gate utilizing DG FinFET it is demonstrated that power utilization of IDDG FinFET is lesser than SDDG FinFET. At that point made an IDDG FinFET utilizing TCAD device and checked the impact of expanding the Fin width on the present qualities.

References
  1. M. Shrivastava, M. S. Baghini, A. B. Sachid, D. K. Sharma, and V.R. Rao, "A Novel and Robust Approach for Common Mode Feedback using IDDG FinFET," IEEE Transactions on Electron Devices, vol. 55, no. 11, pp 3274-3282, November 2008.
  2. L. Mathew, Y. Du, A. V.-Y. Thean, M. Sadd, A. Vandooren, C. Prher, T. Steehehens, R. Mm. R. Rar, M. Zavala, D. Sing, S. Kafwl, J. Hughes, R. Shimer, S. Jaflepalfi, F. Wmmen, W. Zhangz, and Y. Nguyen, “CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET),” IEEE International SO1 Conference, April 2004.
  3. A. Muttreja, N. Agarwal, and N. K. Jha, "CMOS logic design with independent gate finfets," 25th international conference on computer design, pp 560-567, ICCD 2007.
  4. Ms. G. Devi Tejashwini, Mr. I.B.K. Raju, Mr. Gnaneshwara CharyPadmasri Dr. B.V. Raju, “Ultra-Low Power Circuit Design using Double-Gate FinFETs.”, 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS)
  5. Ankja Dubey and Sandeep Singh Gill, “Driving Capability of SG FinFET and IG FinFET”, 2015 IEEE
  6. Marc Swinnen and Ron Duncan,“Physical verification of finFET and FDSOI devices”, May 2, 2013
  7. Ravindra Singh Kushwah and Shyam Akashe, “FinFET Based Tunable Analog Circuit:Design and Analysis at 45 nm Technology”, Hindawi Publishing CorporationChinese Journal of Engineering Volume 2013
Index Terms

Computer Science
Information Sciences

Keywords

Fin Field Effect Transistor(FinFET) Independently Driven Double Gate (IDDG) Simultaneously Driven Double Gate (SDDG)

Powered by PhDFocusTM